25

I claim:

A method for forming an interconnecting substrate, comprising

providing a support base,

5

10

disposing on said support base a decoupling capacitor, and

employing a deposition process to form an interconnect layer [having a pattern of circuit connections] over said decoupling capacitor, whereby an interconnecting substrate is formed having an embedded decoupling capacitor.

- 2. A method according to claim 1, including forming electrical connections on a surface of said interconnect layer and extending into said interconnect layer, thereby allowing devices to be mounted on said surface of said interconnect layer.
- 3. A method according to claim 1, wherein employing a deposition process to form an interconnect layer includes forming an interconnect layer having a power and a ground plane.
- 4. A method according to claim 1, wherein employing a deposition process to form an interconnect layer includes forming an interconnect layer having a plurality of signal planes.
- 5. A method according to claim 1, wherein disposing on said support base a decoupling capacitor includes disposing on said support base a plurality of decoupling capacitors.

365980.2

	E,	A method according to claim 1, wherein disposing on said support base a
		decoupling capacitor includes disposing on said support base a plurality of
		descupling capacitors having a common ground plane.
5	7.	A method according to claim 1, wherein disposing on said support base a
·		decoupling capacitor includes forming a capacitor on said support base.
	8.	A method according to claim 1, including disposing on said support base a
10		terminating resistor.
10	9.	A method according to claim 1, including disposing a device on a surface of said
e iza		interconnect layer at locations selected to reduce an interconnect length between
		said device and said decoupling capacitor.
		1 3 14
	10.	A method according to claim 1, including wire bonding devices to a surface of
Marie		said interconnect layer.
H who there will be sufficient with	11.	A method according to claim 1, including flip-chip mounting devices to a surface
		of said interconnect layer.
20		
Perf	7-12.	A device for interconnecting a plurality of circuit devices, comprising
100		a support base having a first surface,
25		
23		a decoupling capacitor mounted on said first surface, and
		an interconnect lever having a nettern of circuit connections and hair
	forme	an interconnect layer having a pattern of circuit connections and being
		d over and surrounding said decoupling capacitor, whereby said decoupling tor is embedded-within-said-interconnect-layer.
30	Zcapaci	

365980.2

	13	A device according to claim 12, wherein said interconnect layer includes a power
	`	plane and a ground plane, and wherein said decoupling capacitor connects in
		parallel between said power and ground planes.
. 5	14.	A device according to claim 12, further comprising a plurality of decoupling
•		capacitors mounted on said first surface.
	15.	A device according to claim 12, further comprising a resistor mounted to said
		first surface.
10		\searrow
	16.	A device according to claim 12, wherein said support base comprises a silicon
		containing substrate.
*. <u>.</u>	17.	A device according to claim 12, wherein said decoupling capacitor comprises a
		silicon containing dielectric material.
	18.	A device according to claim 12, wherein said interconnecting layer comprises a
** The Section of the		plurality of aluminum containing conductive paths.
i.		
20	19.	A device according to claim 12 wherein said interconnecting layer comprises a
ge codes		plurality of copper containing conductive paths.
	20.	A device according to claim 12, wherein said decoupling capicitor comprises a
		die.

